

BEST AVAILABLE COPY



ting from Last Mile To First Mile.

AVS'04



The First Mile To First Mile

- ☐ What is LER
- ☐ Why is LER Important
- ☐ How is LER measured
- ☐ Modulation of LER from Etch Standpoint
 - Gate
 - STIE
- ☐ DPSII hardware & design features
- ☐ Hard mask open process
 - 193nm and 248nm PR comparison
 - Mechanism for sidewall striation
 - Etch chemistry and process trends
- ☐ W/poly gate etch
 - W gate etch mechanism
 - W etch process trends
- ☐ Advanced Gate Etch Challenges
 - Gate Stack complexities
- ☐ Current results
- ☐ Summary and Conclusions
- ☐ Acknowledgements & References





ing From Last Mile To First Mile.

AVS'04

LER Importance:

- Spend considerable amount from CD budget
- Deteriorates single device performance
- Creates in In-homogeneous performance between devices
- All the above scales as: $\sim LER/CD$

LER measurement:

- Currently done by CD-SEM or AFM
- Involve Image grab and off-line data analysis



AVS'04

ing From Last Mile To First Mile.

CYPRESS

Importance of LER in Device Performance





Fig. 1. LER impact on off-state leakage and drive current normalized to a perfect device with 0 LER, i.e., no gate-edge roughness.

TABLE I
LER REQUIREMENTS AS A FUNCTION OF TECHNOLOGY GENERATION

Technology Generation	Nominal L_g [nm]	LER [nm]	
		Short-range	Long-range
0.18 μ m	130	4.1	4.8
0.15 μ m	110	3.6	4.3
	90	2.9	3.5
	50-60	1.7	2.1



2. Model projection for nMOSFET off-state leakage and drive current as a function of gate length in a 0.13- μ m CMOS technology with varying degrees of LER. All technology dependent parameters such as I_{on} , I_{off} , and V_{th} have been fixed to fit the 0.13- μ m technology with 80-nm nominal gate length devices. 17-A gate oxides [5].

TABLE II
LER for 100-nm Resistive Lines

Lithography approach	Short range LER [nm]	Long range LER [nm]
193 NIM	8.3	9.3
248 APPM	5.9	6.5
248 AM FOM	3.5	4.1





Fig. 3. Gate LER (long) impact on off-state leakage versus drive current figure-of-merit (FOM) for devices with 17-A gate oxides. Devices were processed in the same lot but with different patterning schemes. I_{on} improvement at constant I_{off} is $\sim 1.5\times$ at nominal L_g of 80 nm and becomes $2\times$ at $L_g \sim 70$ nm. These values compare well with the $2\times$ @ 80 nm and $3\times$ @ 70 nm analytical model predictions for the corresponding gate patterning processes.

* IEEE Electron Devices June 2001 Diaz et al.

AVS'04

1x1µm field of view (FOV)



Left tilt image of 193 nm resist line

$$LER = 3(\sigma_{left}^2 + \sigma_{right}^2)^{0.5}$$

Reported roughness:

Roughness amplitude

Roughness spatial wavelength






ing From Last Mile To First Mile.

AVS'04

Line Edge Roughness and Wave Length Measurement



peated CD measurement with decreasing measurement boxes width and track the LER
litude

the measurement box width decreases below the wavelength of a given roughness
ponent, this component no longer contributes and the roughness amplitude decreases.

ce the number of line-scans is constant, the resolution of the measurement increase, and
ort roughness components may emerge.



CYPRESS

Leading From Last Mile To First Mile.™

AVS'04

☐ PR Type

- 193nm or 248 nm PR

☐ PR Thickness

- Incoming
- PR selectivity to Etch

☐ Etch condition

- Chemistry
- Etcher H/W






Leading From Last Mile To First Mile.

AVS'04

11-NOV-02
CENTUR MT

**PR loss ~ 1800 A for both 248 nm and 193 nm PR
For CHF3/CF4 chemistry**






AVS'04

HM/PR Sel. HM / 248nm PR Sel.
 HM / 193nm PR Sel.
 HM / Poly-Si Sel.

HM/Poly Sel.




CF4 SF6/CHF3 CF4/CHF3 CF4/CH2F2





ing From Last Mile To First Mile.

AVS'04

248nm PR



193nm PR



- CF₄/CH₂F₂ chemistry

- High selectivity to resist can be achieved due to CF_x polymer passivation

- Severe line edge roughness (LER) or sidewall striation is observed on 193nm PR patterned wafer while 248nm patterned wafer etched by the same process shows smooth sidewalls

- Note that sidewall striation is not caused by poor resist selectivity although LER can sometimes be associated with insufficient resist selectivity



AVS'04

- Same 193nm patterned wafers display completely different signatures using different HM etch chemistries
- Possible mechanism: The physical strength of CFx based passivating polymer may be proportional to F/C ratio. [1]
- Strength of amorphous carbon can be enhanced dramatically by fluorinating
- "Tougher" passivation layer for CHF3 chemistry is harder to be redefined by ion bombardment and thus results in smooth sidewalls

Reference: [1] T. Miyamoto et al, J. Vac.Sci.Technol. B 9(2), Mar/Apr 1991

North American Regional Accounts



CYPRESS SEMICONDUCTOR


11

Jan 13, 2005


AVS'04

CYPRESS

ing From Last Mile To First Mile.



m LWR



nm LWR

- Same 193nm patterned wafers display completely different signatures using different ARC etch chemistries
- Observation: Non Carbon based ARCE much smoother
- LWR reduces from 8 nm to 3 nm with change in ARC etch chemistry for 65 nm Gate etch process.





ing From Last Mile To First Mile.


AVS'04

Technology	Resist	FOM LER (nm)	STIE LER (nm)	Recipe
0.25um	248	6	6	MERIE old
0.1um	193	5	14	MERIE old
0.1um	193	5	9	MERIE new
0.1um	193	5	6.5	DPS

FIE Mask open uses CHF3/CF4 Process for all splits

FIE LER Depends on

- Resist type (6nm for 248 → 14 nm for 193nm using same etch conditions)
- Etch Process conditions modulates LER on same etcher. (14 nm → 9 nm)
- 193 and 248 LER performance matched using new Etcher with optimized condition




AVS'04


CYPRESS

ing From Last Mile To First Mile.


GPC82739193 STIE LINE JBOX ROUGHNESS




GPC82739193 PINE CCD LINE EDGE ROUGHNESS



RANGE DATA



RANGE DATA






STIE on MERIE

P1ME on DPS

Avg. LER using MERIE higher than ICP type reactor by 50 %


- Dual source coil design
- Center gas feed with symmetric pumping
- Dual zone Helium cooling





Leading From Last Mile To First Mile.

AVS'04



Striation Formation Mechanism:

- Step 1: As etching progresses, polymer builds up fluorinated amorphous carbon on the resist sidewalls
- Step 2: Depending on the polymer strength, ion bombardment causes non-uniform polymer removal
- Step 3: The non-uniform polymer layer results in rough resist sidewalls
- Step 4: The striated resist pattern is then transferred down to the underlayers

Sidewall striation formation depends on:

- Resist material
- Etch chemistry
- Power regime






Leading From Last Mile To First Mile

AVS'04

Strong sidewall passivation
- high boiling point byproducts -



Negligible sidewall passivation
- low boiling point byproducts -

Fluorine Etchants

SF_6 - high etch rate, inexpensive, increased lateral etching, small process window, clean

NF_3 - high etch rate, expensive, good sidewall passivation, large process window, clean

CF_4 - slow etch rate, inexpensive, reduces roughness

	SF_6 based	CF_4 based	NF_3 based
W/Poly Selectivity	0.3-0.4	<0.5 (very slow)	>4
	SF_6 based	CF_4 based	NF_3 based
W/WN _x Selectivity	0.9-1.4	<0.5	0.8-1.4
	SF_6 based	CF_4 based	NF_3 based
W/TIN _x Selectivity	>4	—	>4

Passivants

N_2 , Cl_2 , CF_4 , O_2






ing From Last Mile To First Mile.

AVS'04




Stringers



No Stringers



Pitting



No Pitting

SF_6 Based W Chemistry

NF_3 Based W Chemistry

SF_6 versus NF_3 based W etch

- SF_6 chemistry provides acceptable profile performance but poor etch rate uniformity and severe etch rate micro-loading. Stringers and pitting seen on the same wafer for different loading areas. Screening splits show NF_3 best choice for W etch.




Metal-Gate Stack Complexities

AVS'04



Leading From Last Mile To First Mile.





ating From Last Mile To First Mile.

AVS'04

Optimized Results


PMOS



p+




NMOS



No Stringer



No Pitting



emaining HM adequate

Profile: >87

oly Profile: >89

pacer in TEM unoptimized

M 141 CD bias vs Distance



ISO CD bias vs Distance



AVS'04

CYPRESS

Leading From Last Mile To First Mile.

- ☐ **193 nm PR more susceptible to LER than 248nm.**
 - **193 nm resist is Acrylic based polymer compared to 248 nm resist which is Aromatic based polymer, therefore 193 resist is more susceptible to etch conditions.**
- ☐ **Etch conditions is a significant modulator of LER**
- ☐ **193 nm can perform equivalent to 248 for STIE and Gate as long etch conditions and etcher H/W regime optimized.**
- ☐ **PR Thickness**
 - **193 nm PR thinner than 248. This makes LER more challenging.**
 - **Thinner PR remaining after etch makes LER worse.**
 - **PR selectivity from Etch for 193 and 248 depends on etch process condition. Can be made equivalent.**

AVS'04



CYPRESS

Leading From Last Mile To First Mile.

I Cypress R&D

- Chris Seams, Shahin Sharifzadeh, Albert Bruggeman, Harry Lee, Itzhik Gilboa, Jeff Watts, Geetha Narashiman, K. Ramkumar, Alain Blosser, Kiyoko Ikeuchi, Chris Jones, My Thang, Helena Stadniychuk, Peter Keswick, Dan Arnzen, Craig Whitchard, Mike Moore, Dick Duval, Phil McGowan, Pete Roth, Robin Van den Neiwzhen, Oliver Pohland, Ravi Kapre, Wade Xiong

I Applied Materials Silicon Etch division

- Thorsten Lill, Dragan Podlesnik, Jack Marvin, Brian McGinley, Steve Phillips, Amitabh Sabhrawal, Boaling Yuan, Tin Pham, Edwin Sum, Jitske Kretz

I Applied Materials North America Regional Support

- Eric Lim, Kolan Saravanan, Kamatchi Subramaniam, Leonard Moravsek, Paul Arleo, Danny Xiong, Ed Laughlin, Brent Riggs, Joe Farrah, Frank Sekera

References

- "An Experimentally Validated Analytical Model For Gate Line Edge Roughness (LER) Effects on Technology Scaling", Diaz IEEE Electron Device Letters Vol. 22 No.6 June 2001



**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.